

Description


The G3N50 is power MOSFET using advanced super junction technology that can realize very low on-resistance and gate charge. It will provide much high efficiency by using optimized charge coupling technology. These user friendly devices give an advantage of Low EMI to designers as well as low switching loss.

General Features


-
- | | | |
|------|-----------------------|----|
| VDSS | RDS(ON)
@10V (typ) | ID |
| 500V | 2.4 Ω | 3A |
- Fast Switching ($R_{ds(on)} \leq 3.0 \Omega$)
 - Low ON Resistance
 - Low Gate Charge (Typical Data 8.5nC)
 - Low Reverse transfer capacitances (Typical : 4.5pF)
 - 100% Single Pulse avalanche energy Test

Application

- Power switch circuit of electron ballast and adaptor



Schematic diagram



TO-251

Absolute Maximum Ratings ($T_C=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	500	V
Gate-Source Voltage	V_{GS}	± 30	V
Drain Current-Continuous	$I_D, T_C=25^\circ\text{C}$	3	A
Drain Current-Continuous($T_C=100^\circ\text{C}$)	$I_D (100^\circ\text{C})$	2.3	A
Pulsed Drain Current	I_{DM}	12	A
Maximum Power Dissipation	P_D	35	W
MOSFET dv/dt RUGGEDNESS	dv/dt	5	V/ns
Single pulse avalanche energy ^(Note 5)	E_{AS}	64	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	150, -55 To 150	$^\circ\text{C}$

Thermal Characteristic

Thermal Resistance, Junction-to-Case ^(Note 2)	$R_{\theta JC}$	0.28	$^{\circ}\text{C}/\text{W}$
--	-----------------	------	-----------------------------

Electrical Characteristics ($T_C=25^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	500	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =500V,V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±30V,V _{DS} =0V	-	-	±100	nA
On Characteristics ^(Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} ,I _D =250μA	2.0		4.0	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =1.5A	-	2.4	3.0	Ω
Dynamic Characteristics						
Input Capacitance	C _{ISS}	V _{DS} =25V,V _{GS} =0V, F=1.0MHz	-	280	-	PF
Output Capacitance	C _{OSS}		-	37	-	PF
Reverse Transfer Capacitance	C _{RSS}		-	4.5	-	PF
Switching Characteristics ^(Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{GS} =10V,I _D =3A, V _{DS} =250V ,R _{GEN} =18Ω	-	8	-	nS
Turn-on Rise Time	t _r		-	11	-	nS
Turn-Off Delay Time	t _{d(off)}		-	31	-	nS
Turn-Off Fall Time	t _f		-	17	-	nS
Total Gate Charge	Q _g	V _{DS} =250 V,I _D =3A, V _{GS} =10V	-	8.5	-	nC
Gate-Source Charge	Q _{gs}		-	1.5	-	nC
Gate-Drain Charge	Q _{gd}		-	3.5	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage ^(Note 3)	V _{SD}	V _{GS} =0V,I _{SD} =5A	-	-	1.5	V
Diode Forward Current ^(Note 2)	I _S		-	-	3	A
Reverse Recovery Time	t _{rr}	V _{DD} =100V, I _{SD} =3A di/dt = 100A/μs ^(Note3)	-	135		nS
Reverse Recovery Charge	Q _{rr}		-	400		nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. E_{AS} condition: $T_J=25^{\circ}\text{C}$, $V_{DD}=30V$, $V_G=10V$, $L=0.5\text{mH}$, $R_g=25\Omega$

Characteristics Curve:




Figure 1 Maximum Forward Bias Safe Operating Area




Figure 2 Maximum Power Dissipation vs Case Temperature




Figure 3 Maximum Continuous Drain Current vs Case Temperature




Figure 4 Typical Output Characteristics









Figure 5 Maximum Effective Thermal Impedance , Junction to Case






Figure 11 Typical Threshold Voltage vs Junction Temperature




Figure 12 Typical Breakdown Voltage vs Junction Temperature




Figure 13 Typical Capacitance vs Drain to Source Voltage




Figure 14 Typical Gate Charge vs Gate to Source Voltage




Figure 15 Typical Body Diode Transfer Characteristics




Figure 16 Unclamped Inductive Switching Capability

Test Circuit and Waveform




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveform




Figure 19. Resistive Switching Test Circuit




Figure 20. Resistive Switching Waveforms




Figure 21. Diode Reverse Recovery Test Circuit




Figure 22. Diode Reverse Recovery Waveform




Figure 23. Unclamped Inductive Switching Test Circuit




Figure 24. Unclamped Inductive Switching Waveforms